# A SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME

## CROSS-REFERENCE TO RELATED APPLICATION

The present application claims priority from Japanese patent application JP 2003-093421 filed on March 31, 2003, the content of which is hereby incorporated by reference into this application.

#### BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device and a method of manufacturing the same.

Particularly, the present invention is concerned with a technique applicable effectively to a semiconductor device wherein a semiconductor chip and a wiring substrate are connected together using wire.

For allowing an IC (Integrated Circuit) chip to function, it is necessary to draw out electric signal input and output portions to the exterior. To meet this requirement there is known a packaging method wherein bonding pads on an IC chip (a semiconductor chip) and terminals for external connection formed on a wiring substrate are connected together using gold wires (bonding wires) and thereafter the IC chip and the gold wires are sealed with resin.

In such a packaging method, it is important to ensure a sufficient bonding strength between the gold wires and the bonding pads.

For example, in Patent Literature 1 (Japanese Unexamined Patent Publication No. Hei 8(1996)-127828) there is disclosed a technique wherein, in order to obtain a predetermined shear strength even at a reduced bonding area (bonding diameter), a thin wire is formed using a master alloy containing high purity gold and Pd (palladium) or Pt (platinum).

In Patent Literature 2 (Japanese Unexamined Patent Publication No. Hei 7(1995)-335686) there is disclosed a technique wherein gold having a purity of 99.995% or more is used as a material of a thin gold alloy wire for wire bonding and a metal such as Ca or Be is incorporated therein to improve Young's modulus, further, in addition to silver and copper, Pd or Pt is incorporated therein where required, to improve the bonding strength.

## SUMMARY OF THE INVENTION

\*\*

The present inventors are engaged in the research and development of semiconductor devices and employ a semiconductor device mounting method using the foregoing gold wire and resin.

For example, one ends of gold wires are melted and

thermocompression-bonded (first bonding) under the application of ultrasonic wave onto bonding pads formed as exposed portions on Al film (Al wiring) which is formed as a top layer of an IC chip, to thereby bond the IC chip and the gold wires. Opposite ends of the gold wires are thermocompression-bonded (second bonding) under the application of ultrasonic wave onto external connection terminals formed on a wiring substrate. Further, the IC chip and the gold wires are sealed with resin for example to complete a package.

In such a packaging method, an alloy of Al and Au is formed in the bonding pads, whereby the Al film and the tips (ball portions) of the gold wires are connected together.

On the other hand, with the recent tendency to multiple functions of LSI (Large Scale Integrated Circuit), not only the number of bonding pads (pins) is increasing but also the pitch thereof is becoming narrower, and the area of each bonding pad tends to decrease. For connecting a gold wire to a bonding pad of a small area it is necessary to use a thinner gold wire.

With microstructurization of LSI, there sometimes is a case where it is required to thin the AL film formed as the top layer. Conversely, there is a case where the top Al film should be formed thick in order to attain a low

resistance of power supply wiring.

Further, for preventing the strain of a wiring substrate with a chip mounted thereon, or in case of using a resin substrate (e.g., a glass fabric-based epoxy resin substrate or a polyimide resin film) as a wiring substrate, it is necessary to lower the bonding temperature in order to prevent degassing caused by heat during wire bonding.

The present inventors have made studies to meet such various requirements as referred to above. As a result, there occurred breaking of wire in PCT (Pressure Cooker Test), as will be explained later in more detail.

It is an object of the present invention to improve the adhesion between bonding pad portions and ball portions.

It is another object of the present invention to improve the reliability of a semiconductor device by improving the adhesion between bonding pad portions and ball portions. It is a further object of the invention to improve the manufacturing yield of a semiconductor device.

The above objects and novel features of the present invention will become apparent from the following description and the accompanying drawings.

The following is a brief description of typical modes of the present invention as disclosed herein.

A semiconductor device according to the present invention comprises (a) a semiconductor chip having on a

main surface thereof a plurality of first electrode pads formed as exposed areas of a metallic film which contains aluminum (Al) as a main component, (b) a wiring substrate onto which the semiconductor chip is mounted and which has a plurality of second electrode pads formed on a main surface thereof, and (c) electrically conductive wires for connecting the first and second electrode pads with each other, the electrically conductive wires containing gold (Au) as a main component and comprising ball portions formed on the first electrode pads, bonded portions formed on the second electrode pads, and wire portions for connecting the ball portions and the bonded portions with each other, the ball portions being bonded to the first electrode pads through an alloy layer of Al and Au, wherein (d) palladium (Pd) is contained in the electrically conductive wires, and (e) the distance between central positions of the adjacent first electrode pads is shorter than  $65 \mu m$ . The diameter of a maximum external form of each of the ball portions may be set smaller than 55  $\mu m$ . The diameter of each of the wire portions may be set at a value of not larger than 25  $\mu m$ . The thickness of the metallic film may be set at a value of not smaller than 1000 nm. Further, the thickness of the metallic film may be set at a value of not larger than 400 nm.

\*\*\*\*

A method of manufacturing a semiconductor device

according to the present invention comprises the steps of (a) providing a wiring substrate having a plurality of second electrode pads formed on a main surface thereof, (b) mounting a semiconductor chip on the wiring substrate, the semiconductor chip having on a main surface thereof a plurality of first electrode pads formed as exposed areas of a metallic film which contains aluminum (Al) as a main component, and (c) connecting the first electrode pads and the second electrode pads with each other through electrically conductive wires which contain gold (Au) as a main component, the step (c) comprising the steps of (c1) melting, on the first electrode pads, one ends of the electrically conductive wires and bonding the resulting melted balls onto the first electrode pads, (c2) bonding opposite ends of the electrically conductive wires onto the second electrode pads, and (c3) thereby forming the electrically conductive wires having ball portions formed on the first electrode pads, bonded portions formed on the second electrode pads, and wire portions for connecting the ball portions and the bonded portions with each other, the ball portions being bonded to the first electrode pads through an alloy layer of Al and Au, wherein (d) palladium (Pd) is contained in the electrically conductive wires, and (e) the step (c) is carried out in a state in which the temperature of the main surface of the semiconductor chip

is not higher than 200°C.

## BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a plan view of a principal portion of a semiconductor device according to a first embodiment of the present invention;
- Fig. 2 is a sectional view of a principal portion of the semiconductor device according to a first embodiment of the present invention;
- Fig. 3 is a partial enlarged view (sectional view) of electrode pads and the vicinity thereof formed on a semiconductor chip in the semiconductor device according to a first embodiment of the present invention;
- Fig. 4 is a plan view of a principal portion, showing electrode pads and the vicinity thereof formed on the semiconductor chip according to a first embodiment of the present invention;
- Fig. 5 is a plan view showing the shape of another electrode pad in the semiconductor device according to a first embodiment of the present invention;
- Fig. 6 is an enlarged view (sectional view) of an electrode pad and the vicinity thereof formed on a wiring substrate in the semiconductor device according to a first embodiment of the present invention;
  - Fig. 7 is a plan view of a principal portion, showing

an electrode pad and the vicinity thereof formed on the wiring substrate according to a first embodiment of the present invention;

Fig. 8 is a plan view of a principal portion of a substrate, showing a manufacturing step for the semiconductor device according to a first embodiment of the present invention;

Fig. 9 is a plan view of a principal portion of the substrate, showing a manufacturing step for the semiconductor device according to a first embodiment of the present invention;

Fig. 10 is a sectional view of a principal portion of the substrate, showing a manufacturing step for the semiconductor device according to a first embodiment of the present invention;

Fig. 11 is a sectional view of a principal portion of the substrate, showing a manufacturing step for the semiconductor device according to a first embodiment of the present invention;

Fig. 12 is a sectional view showing motions of a capillary used in a manufacturing step for the semiconductor device according to a first embodiment of the present invention;

Fig. 13 is a plan view of a principal portion of the substrate, showing a manufacturing step for the

semiconductor device according to a first embodiment of the present invention;

Fig. 14 is a sectional view of a principal portion of the substrate, showing a manufacturing step for the semiconductor device;

Fig. 15 is a sectional view of a principal portion of the substrate, showing a manufacturing step for the semiconductor device according to a first embodiment of the present invention;

Fig. 16 is a sectional view of a principal portion of the semiconductor device for explaining an effect of the first embodiment;

Fig. 17 is a sectional view of a principal portion of the semiconductor device for explaining an effect of the first embodiment;

Fig. 18 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof on a semiconductor chip just after bonding and after PCT of the semiconductor device according to a first embodiment of the present invention;

Fig. 19 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof in which gold wire not containing Pd is used in a second embodiment of the present invention;

Fig. 20 is a partial enlarged view (sectional view) of

an electrode pad and the vicinity thereof on a semiconductor chip just after bonding and after PCT of a semiconductor device according to the second embodiment;

Fig. 21 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof in which gold wire not containing Pd is used in a third embodiment of the present invention;

Fig. 22 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof on a semiconductor chip just after bonding and after PC of a semiconductor chip according to the third embodiment;

Fig. 23 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof, showing a case where the bonding temperature is low; and

Fig. 24 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof, showing a case where the bonding temperature is high.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention are described in detail in conjunction with attached drawings hereinafter. In all drawings that are served for explaining the embodiments, the same symbols are given to identical parts and their repeated explanation is omitted.

#### (First Embodiment)

A semiconductor device according to this first embodiment will be described hereinunder with reference to Figs. 1 and 2, of which Fig. 1 is a plan view of a principal portion of the semiconductor device and Fig. 2 is a sectional view thereof, which corresponds, for example, to a section taken on line A-A in Fig. 1.

As shown in Figs. 1 and 2, a semiconductor chip 3 is mounted on a wiring substrate 1.

The wiring substrate 1 comprises a core portion, as well as a surface and a back surface thereof. On the surface of the wiring substrate 1 there are formed plural electrode pads 5, and the other area than the electrode pads 5 is covered with an insulating film (protective film). On the back surface are formed electrode pads 7 and on the electrode pads 7 there are formed bump electrodes 9 by solder for example. The area other than the electrode pads 7 is also covered with an insulating film (protective film).

The core portion has a stacked structure of plural resin substrates each having a surface on which wiring of copper for example is formed. The bump electrodes 9 and the electrode pads 5 are connected together through the wirings formed on the stacked layers and further through interlayer via holes (connections).

The resin substrates which constitute the core portion

are highly elastic resin substrates comprising, for example, glass fibers impregnated with an epoxy resin. Such a substrate or a wiring substrate having such a substrate is called a glass fabric-based epoxy resin substrate. The protective film formed on the surface and the back surface of the wiring substrate 1 is formed, for example, using a two-liquid alkali developer type solder resist ink or a thermosetting type one-liquid solder resist ink. The electrode pads 5 and 7 are exposed portions of wiring formed of Cu for example.

The wiring substrate 1 is, for example, in a square shape of 13 mm x 13 mm and the electrode pads 5 are formed in two rows along each side of the substrate. The electrode pads 5 thus formed in two rows are arranged in a zigzag fashion. The bump electrodes 9 (electrode pads 7) are arranged area by area on the back surface of the wiring substrate 1.

The wiring substrate 1 plays the role of an interposer at the time of mounting the semiconductor chip onto a mother board.

The semiconductor chip 3 is fixed onto the wiring substrate 1 with use of an adhesive 11. The semiconductor chip 3 has a semiconductor element, an insulating film and wiring formed on a semiconductor substrate, and on a surface (element-forming surface) there are formed plural

electrode pads (also called "bonding pads" or merely "pads") 13. The electrode pads are exposed areas of a top layer wiring (metallic film) formed of aluminum (Al) for example. The film thickness of the top layer wiring is 2000 nm or so for example. The other area than the electrode pads 13 is covered with an inorganic insulating film such as a laminate of silicon oxide film and silicon nitride film or an organic insulating film such as a polyimide resin film. As the material of the top layer wiring there may be used an Al alloy.

The semiconductor chip 3 is, for example, in a square shape of 5 mm x 5 mm and the electrode pads 13 are formed along each side of the semiconductor chip. The pitch of the electrode pads 13 is 50  $\mu$ m or so for example. The pitch as referred to herein indicates the distance P1 between central positions of adjacent electrode pads 13.

The electrode pads 5 on the wiring substrate 1 and the electrode pads 13 on the semiconductor chip 3 are electrically connected with each other through wires ("gold wires" hereinafter) 15 which are formed of an electrically conductive material such as gold (Au).

The gold wires 15 each comprise 99.99% (4N) of gold and Pd (palladium) incorporated therein. The concentation of Pd is 1 wt.% (weight percent) or so and that of gold is about 99%.

The connection (first bonding) between the electrode pads 5 and 13 through the gold wires 15 is performed by nail head bonding. This bonding step comprises passing gold wire through a wire bonding tool called capillary which has a central hole for the passage of the gold wire therethrough, then melting the tip of the gold wire by means of an electric torch or the like to make it into a ball shape, placing the tip of the ball onto the associated electrode pad 13 on the semiconductor chip, applying a certain load to the ball by the capillary, and allowing a partial heat-fusion to occur to effect bonding. During the bonding, ultrasonic energy is applied to the capillary.

This bonding method is called a nail head bonding method because it looks as if the bonding were conducted at the head portion of an inverted nail.

Thereafter, the gold wire 15 is pulled onto the associated electrode pad 15 and is heat-fused onto the electrode pad under the application of ultrasonic wave and is thereafter cut off (second bonding). During this bonding step, the semiconductor chip 3 and the wiring substrate 1 are kept heated by a heat block. As to the bonding step, it will be described later in more detail in connection with explanation on the manufacturing method.

Thus, the gold wire 15 comprises a ball portion 15a positioned on the associated electrode pad 13, a bonded

portion (compression-bonded portion) 15b formed on the associated second electrode pad, and a wire portion 15c for connection between the ball portion 15a and the bonded portion 15b (see Figs. 3 and 6).

Fig. 3 is a partial enlarged view (sectional view) of electrode pads 13 and the vicinity thereof on the semiconductor chip 3 and Fig. 4 is a plan view of a principal portion. Fig. 3 corresponds to a section taken on line B-B in Fig. 4. In Fig. 3, M stands for a top layer wiring and this exposed portion serves as an electrode pad 13. The width of the top layer wiring M is about 45  $\mu$ m. The numerals 12a and 12b each denote an insulating film, of which 12b is a laminate film of, for example, silicon oxide film and silicon nitride film.

As shown in Fig. 4, the electrodes pads 13 are each in a rectangular shape having a short-side length of about 40  $\mu m$ . Although in this embodiment each electrode pad 13 is formed in a rectangular shape because first bonding positions are arranged in a zigzag fashion, the shape of each electrode pad 13 may be, for example, such a square shape of about 40  $\mu m$  square as shown in Fig. 5.

The pitch of the electrode pads 13 is about 50  $\mu m$ , as described above. For the bonding on the fine electrode pads 13 arranged at such a narrow pitch, there are used fine gold wires 1 having a diameter of about 20  $\mu m$ .

More specifically, in each gold wire 15, the diameter of the wire portion 15c is about 20  $\mu m$  and the maximum diameter of the ball portion 1a is about 40  $\mu m$  (36  $\mu m$  in this case).

As will be described later, an alloy layer of Al and Au is formed in the bonded portion of both ball portion la and electrode pad 13, and the bonding is effected through the Al-Au alloy layer.

Fig. 6 is a partial enlarged view (sectional view) of an electrode pad 5 and the vicinity thereof on the wiring substrate 1 and Fig. 7 is a plan view of a principal portion. Fig. 6 corresponds to a section taken on line C-C in Fig. 7. The electrode pad 5 comprises copper film 5a, Ni film 5b and Au plated film 5c. The Au plated film 5c is bonded to the gold wire 15, which bonded portion (compression-bonded portion) of the gold wire is designated 15b. Numeral 6 denotes a solder resist ink.

Thus, since a Pd-containing gold wire is used in this embodiment, it is possible to ensure a required bonding strength between the fine electrode pad 13 and the ball portion (compression-bonded ball portion) 15a. The bonding strength can be ensure even if the diameter of the gold wire (wire portion 15c) becomes smaller and so does the maximum diameter of the ball portion 15a.

Since the Pd content in the gold wire is about 1 wt.%,

no influence in exerted on the area of bonding between the Au plated film 5c and the gold wire 15 (bonded portion 15b) and the required bonding strength can be ensured. For example, the bonding area in Fig. 7 is equal to that in the use of a Pd-free gold wire. The Pd content is not limited to 1 wt.%, but is preferably in the range of 0.5 to 1.5 wt.%.

As shown in Fig. 2, the semiconductor chip and the gold wires 15 are sealed with a molding resin 17. For example, the molding resin 17 is a thermosetting insulating epoxy resin, into which are added, for example, a phenolic curing agent, silicone rubber and a filler (e.g., silica) for the purpose of diminishing stress. For sealing the semiconductor chip 3, etc. there is used a transfer molding method as will be described later.

Next, manufacturing steps for the semiconductor device according to this embodiment will be described below with reference to Figs. 8 to 18, in which Figs. 8 to 11 and Figs. 13 to 15 are plan views or sectional views of principal portions of a substrate, showing manufacturing steps for the semiconductor device.

As shown in Fig. 8, there are provided a panel PA of plural linked wiring substrates 1 and a plurality of semiconductor chips. At this time point, bump electrodes 9 are not formed yet on the back surface of each wiring

substrate 1, but for example electrode pads 7 are exposed.

Next, as shown in Fig. 9, an adhesive 11 is applied to a chip mounting area (a broken line area in Fig. 8) of each wiring substrate 1 and a semiconductor chip 3 is mounted thereon, and the adhesive 11 is cured by heat treatment to fix the semiconductor chip 3.

Then, as shown in Fig. 10, the panel PA (wiring substrates 1) is fixed between a heat stage 19a formed of metal or the like on a heat block 19 and a window clamper 23. Side portions of the PA are fixed with chutes 25. A heater 21 is built in the heat block 19 and the temperature of the heat block is held at a predetermined temperature by means of a control unit (not shown).

Next, nail head bonding is performed using gold wires

15 which contain Pd.

More specifically, as shown in Fig. 11, a gold wire 1 is passed through a capillary 27 and the tip thereof is melted into a ball shape with use of an electric torch or the like. Next, the ball tip is placed on an electrode pad 13 formed on the semiconductor chip and both are theremocompression-bonded to each other under the application of a certain load by the capillary and under the application of ultrasonic wave (thermosonic wire bonding).

Fig. 12 shows motions of the capillary. As shown in

the same figure, the capillary 27 moves down onto the electrode pad 13 and, upon lapse of a certain period of time (pre-oscillation timer) after the detection of landing, a load is applied and at the same time the oscillation of ultrasonic wave starts. The oscillation increases gradually up to a predetermined oscillation power and is thereafter continued for a certain period of time (oscillation time). Subsequently, the oscillation is terminated and only the load remains. For example, the load is 78.4 mN, the oscillation output of ultrasonic wave is 50 mW, and the oscillation time is 8 msec.

In the case where the pitch of electrode pads and the maximum diameter of the ball portion are large, the load and output become large. For example, if the pitch is 80  $\mu$ m and the ball diameter is 58  $\mu$ m, the load is 196 mN, the oscillation output of ultrasonic wave is 100 mW, and the oscillation time is 15 msec or so. If the pitch is 65  $\mu$ m and the ball diameter is 50  $\mu$ m, the load is 147 mN, the oscillation output of ultrasonic wave is 100 mW, and the oscillation time is 15 msec or so.

Then, the capillary 27 is moved to an electrode pad 5 formed on the wiring substrate 1 and the gold wire 15 is thermocompression-bonded onto the electrode pad 5 under the application of ultrasonic wave and the wire is cut off.

By repeating these operations the electrode pads 13

and 5 are connected with each other through the gold wire 15. As shown in Fig. 13, the first bonding positions may be arranged in a zigzag fashion. Further, adjacent gold wires 15 may be changed in loop height and the pads spaced a long distance may be connected by a high loop, while the pads spaced a short distance may be connected by a low loop. In this case, after all of short-distance pads are bonded, the remaining long-distance pads are bonded.

Next, as shown in Fig. 14, the panel PA is held grippingly by both an upper die half 29a and a lower die half 29b of a molding die and molten resin is injected into a cavity 31 formed between the upper and lower die halves through an injection gate 33 (transfer molding). As noted earlier, the resin is a thermosetting epoxy resin for example. Thereafter, the resin is cured and the semiconductor chip 3 is covered with a molding resin 17 from above (see Fig. 2).

Then, bump electrodes 9 are formed using solder or the like on the electrode pads 7 which are formed on the back surface of the panel PA (wiring substrates 1) (see Fig. 2). The bump electrodes 9 are formed by feeding for example solder balls onto the electrode pads 7 and subjected to a subsequent heat treatment.

Next, the panel PA is cut (diced) for each wiring substrate 1, whereby plural semiconductor devices are

formed (see Fig. 2).

In a subsequent product developing process, a PCT (Pressure Cooker Test) is performed for determining whether the life of the devices thus produced is satisfactory or not, namely, for determining whether characteristics of the devices are good or not. This test is an accelerated test wherein each semiconductor device is allowed to stand in a high-temperature high-humidity condition involving, for example, 2 atm. and 121°C for a predetermined period of time.

When the semiconductor devices produced in this embodiment were subjected to PCT, no such defect as breaking of wire occurred.

Thus, since Pd-containing gold wires are used in this embodiment, a desired bonding strength is ensured even if fine electrode pads arranged at a narrow pitch are subjected to bonding. Besides, even if the wire diameter is small, a desired bonding strength is obtained.

In contrast therewith, when gold wires not containing Pd were used, there occurred breaking of wire (Comparative Test 1).

When Pd-free gold wires each having a diameter of 25  $\mu m$  were bonded to electrode pads arranged at a relatively wide pitch, for example, rectangular electrode pads each having a short side length of 60  $\mu m$  and a pitch of 65  $\mu m$ ,

breaking of wire did not occur (Comparative Test 2). In this case, the maximum diameter of a ball portion 15a was 55  $\mu m$ .

Thus, as shown in Fig. 15, when Pd-containing gold wires having a small diameter are bonded to fine electrode pads arranged at a narrow pitch, the bonding area is small. Moreover, Al and Au are difficult to be alloyed and non-uniform alloy layers 14 are formed. Further, a wire portion 15c becomes large relative to the ball portion 15a, so that an Al-Au alloy layer 14 is difficult to be formed near the center of the ball portion 15a. Fig. 16 shows in what state an alloy layer 14 is formed in case of using a large electrode pad (for example in the case of the above Comparative Example 2).

Even in the case where the alloy layer 14 is formed uniform (for example in the case of the above Comparative Example 1), it turned out that the alloy layer 14 grew in PCT and that there was formed  $Au_4Al$  having a large proportion of gold (Au), as shown in Fig. 17.

That is, just after bonding, as shown in Fig. 17,  $Au_2Al$  and  $Au_5Al_2$  are formed as alloy layers 14 successively from a top layer wiring M (A1) side and the wire portion 15a (Au) of the gold wire is positioned thereon, but after PCT, alloying proceeds and  $Au_4Al$  (an alloy layer having a large proportion of Au relative to Al) is formed between the ball

portion 15a (Au) and the Au<sub>5</sub>Al<sub>2</sub>.

The  $\mathrm{Au_4Al}$  is inferior in adhesion to the  $\mathrm{Au_5Al_2}$  and it is presumed that peeling occurs in the  $\mathrm{Au_4Al}$  portion. Besides, the  $\mathrm{Au_4Al}$  is apt to corrode, particularly in the presence of bromine emitted from the molding resin 17. In the case where corrosion proceeds due to such an external factor, there occur peeling and breaking of wire more easily. In the molding resin 17 is contained an easily bromine-generating solvent as a flame retardant.

Thus, the bonding strength is deteriorated due to the formation of  $Au_4Al$  in addition to the reduction of the bonding area.

In the case where each wiring substrate 1 is formed using a glass fabric-based epoxy resin, gas is apt to be produced during bonding. With this gas, the surfaces of the electrode pads 13 are roughened and dust particles adhere thereto, thus causing a lowering of the bonding strength. Also in case of using a high modulus resin substrate comprising glass fibers impregnated with a polyimide resin, gas is apt to occur. The same problem is liable to occur also in case of using a tape (film) substrate containing a polyimide resin.

On the other hand, since Pd is contained in the gold wire used in this embodiment, interdiffusion of Au and Al is suppressed and  $Au_4Al$  is difficult to be formed even

after PCT, as shown in Fig. 18. Fig. 18 is a partial enlarged view (sectional view) of an electrode pad 13 and the vicinity thereof formed on the semiconductor chip 3 just after bonding and after PCT of the semiconductor device of this embodiment.

Thus, according to this embodiment, a desired bonding strength of the gold wire can be obtained even in the case where (1) the electrode pad pitch is smaller than 65  $\mu$ m, (2) the ball portion diameter is smaller than 55  $\mu$ m and (3) the wire portion diameter is 25  $\mu$ m or less. That is, the formation of Au<sub>4</sub>Al is suppressed, corrosion resistance is improved, and breaking of wire caused by the corrosion of Au<sub>5</sub>Al<sub>2</sub> can be prevented.

Even with further microstructurization, for example even in the case where (1) the electrode pad pitch is 50  $\mu$ m or less, (2) the ball portion diameter is 40  $\mu$ m or less and (3) the wire portion diameter is 20  $\mu$ m or less, a desired bonding strength of the gold wire can be attained. That is, it is possible to suppress the formation of Au<sub>4</sub>Al, improve corrosion resistance, and prevent the breaking of wire caused by corrosion of Au<sub>5</sub>Al<sub>2</sub>.

#### (Second Embodiment)

In this embodiment, a description will be given of the case where the film thickness of an electrode pad 13 (the thickness of the top layer wiring M) is 1000 nm or more.

For example, the top layer wiring M is often used as a power supply wiring and is sometimes thickened for the purpose of diminishing the wiring resistance.

The semiconductor device of this embodiment is of the same construction as the semiconductor device described in the previous first embodiment and is manufactured in the same manner as in the first embodiment. Therefore, a detailed description thereof will here be omitted.

Fig. 19 is a partial enlarged view (sectional view) of an electrode pad 13 and the vicinity thereof in case of using a gold wire 15 (15a, 15b, 15c) not containing Pd and Fig. 20 is a partial enlarged view (sectional view) of an electrode pad 13 and the vicinity thereof in case of using a gold wire 15 (15a, 15b, 15c) containing Pd.

As shown in Fig. 19, if a Pd-free gold wire is used for an electrode pad having a film thickness of not smaller than 1000 nm, the bonding area becomes small. This is presumed to be because in the case of a thick electrode pad 13 the pad appears to be soft (so-called cushion effect) in appearance and consequently an alloy layer 14 is difficult to be formed at the center of a ball portion not held by the capillary.

Moreover, as explained in the first embodiment, after PCT,  $Au_4Al$  is apt to be formed and it is impossible to ensure a desired bonding strength. That is, breaking of

wire is apt to occur due to corrosion of Au<sub>4</sub>Al.

Further, in the alloy layer 14 formed,  $Au_5Al_2$  is distant from the electrode pad 13, i.e., distant from the Al supply source, so that Al is apt to be removed from  $Au_5Al_2$ , which therefore changes into  $Au_4Al$  easily.

Therefore, as shown in Fig. 20, in the case where the film thickness of the electrode pad 13 is 1000 nm or more, Pd is incorporated in the gold wire 15 (ball portion 15a) to ensure a desired bonding strength. In this case, interdiffusion of Au and Al is suppressed and Au<sub>4</sub>Al is difficult to be formed even after PCT. As a result, a desired bonding strength can be ensured even if the bonding area becomes smaller. That is, the formation of Au<sub>4</sub>Al is suppressed, corrosion resistance is improved, and breaking of wire caused by Au<sub>5</sub>Al<sub>2</sub> is prevented.

Moreover, in the alloy layer 14 formed,  $\mathrm{Au}_5\mathrm{Al}_2$  is distant from the electrode pad 13, i.e., the Al supply source, and is therefore difficult to change into  $\mathrm{Au}_4\mathrm{Al}$ .

Thus, in this embodiment, a desired bonding strength is obtained even in the case where the film thickness of the electrode pad 13 is 1000 nm or more. That is, it is possible to suppress the formation of  $Au_4Al$ , improve corrosion resistance, and prevent the breaking of wire caused by corrosion of  $Au_5Al_2$ .

In this embodiment, the shape of the electrode pad is

not limited to the one described in the first embodiment.

Further, this embodiment is applicable more effectively to such a fine, narrow pitch, electrode pad having a thickness of 1000 nm or more as in the first embodiment.

(Third Embodiment)

In this embodiment a description will be given of the case where the film thickness of an electrode pad 13 is not larger than 400 nm. With microstructurization of the semiconductor device, the wiring which performs connection between semiconductor elements also tends to become thinner. For the microstructurization it is desirable that the wiring be thin, for example, the wring width be made smaller.

The semiconductor device of this embodiment is the same in both construction and how to manufacture as the semiconductor device described in the first embodiment and therefore a detailed description thereof will here be omitted.

Fig. 21 is a partial enlarged view (sectional view) of an electrode pad and the vicinity thereof in case of using a gold wire 15 (15a, 15b, 15c) not containing Pd and Fig. 22 is a partial enlarged view (sectional view) of an electrode pad 13 and the vicinity thereof in case of using a gold wire 15 (15a, 15b, 15c) containing Pd.

As shown in Fig. 21, in the case where the film

thickness of an electrode pad 13 is not larger than 400 nm, if there is used a gold wire not containing Pd, an alloy layer 14 grows to a position below a top layer wiring M as a constituent of the electrode pad 13 after PCT. That is, Al is no longer present below a ball portion 15a. As a result, the supply of Al stops, Al is apt to be removed from  $Au_5Al_2$  and  $Au_4Al$  is easily formed on  $Au_5Al_2$ .

On the other hand, as shown in Fig. 22, in the case of an electrode pad 13 having a thickness of not smaller than 400 nm, if there is used a Pd-containing gold wire for ensuring a desired bonding strength, interdiffusion of Au and Al is suppressed and  $Au_4Al$  is difficult to be formed even after PCT. That is, corrosion resistance is improved and it is possible to prevent the breaking of wire caused by corrosion of  $Au_5Al_2$ .

Further, alloying is suppressed, Al is present below the ball portion and a desired bonding strength is ensured.

Thus, in this embodiment a desired bonding strength can be ensured even in the case where the film thickness of the electrode pad 13 is not larger than 400 nm. That is, the formation of  $\mathrm{Au_4Al}$  is suppressed, corrosion resistance is improved, and the breaking of wire caused by corrosion of  $\mathrm{Au_5Al_2}$  is prevented.

In this embodiment, the shape of the electrode pad is not limited to the one described in the first embodiment.

Further, this embodiment is applicable more effectively to such a fine, narrow pitch, electrode pad having a thickness of not larger than 400 nm as in the first embodiment.

(Fourth Embodiment)

In this embodiment a description will be given of the case where the bonding temperature is low (not higher than 200°C). The bonding temperature indicates a surface temperature of a semiconductor chip or of an electrode pad 13.

As described in the first embodiment, a glass fabricbased epoxy resin degasses when exposed to a high temperature atmosphere.

The gas roughens the surface of the electrode pad 13 and causes the generation of dust particles. For preventing the strain of the panel PA (wiring substrates 1) caused by a thermal stress, the bonding temperature tends to become lower.

The semiconductor device of this embodiment is the same in both construction and how to manufacture as the semiconductor device described in the first embodiment and therefore a detailed explanation thereof will here be omitted.

Fig. 23 is a partial enlarged view (sectional view) of an electrode pad 13 and the vicinity thereof in case of a low bonding temperature and Fig. 24 is a partial enlarged view (sectional view) of an electrode pad 13 and the vicinity thereof in case of a high bonding temperature. In both figures, the illustration of a heat stage is omitted.

As shown in Fig. 23, in the case where the bonding temperature is not higher than 200°C, for example, the temperature of a heat block 19 is 190°C and the surface temperature of a semiconductor chip is 150° to 170°C, if there is used a gold wire 15 (15a, 15b, 15c) not containing Pd, an alloying reaction becomes difficult to proceed and the bonding area becomes small. In other words, an alloy layer 14 is not formed on the whole surface of a contact portion between the electrode pad 13 and a ball portion 15a and a discontinuous (non-uniform) state results.

Further, as described in the first embodiment, if  $Au_4Al$  is formed after PCT, it becomes more and more difficult to ensure a desired bonding strength. That is, breaking of wire is apt to occur due to corrosion of  $Au_4Al$ .

As shown in Fig. 24, if the bonding temperature is high, for example if the temperature of the heat block 19 is 260°C and the surface temperature of the semiconductor chip is 240°C or so, an alloying reaction proceeds, and a desired bonding strength is ensured.

In this embodiment, therefore, Pd was incorporated in a gold wire to ensure a desired bonding strength under the conditions of a bonding temperature of not higher than

200°C, for examples a heat block temperature of 190°C and a semiconductor chip surface temperature of 150° to 170°C. That is, the formation of  $Au_4Al$  was suppressed by incorporating Pd in the gold wire. As a result, corrosion resistance was improved, and the breaking of wire caused by corrosion of  $Au_5Al_2$  is prevented.

In other words, interdiffusion of Au and Al is suppressed and  $\mathrm{Au}_4\mathrm{Al}$  is difficult to be formed even after PCT, whereby it is possible to ensure a desired bonding strength.

In the first embodiment a description was given to the effect that a Pd-free gold wire having a diameter of 25  $\mu m$  was bonded to a rectangular electrode pad having a short side length of 60  $\mu m$  and a pitch of 65  $\mu m$ . The bonding is performed, for example, at a heat block temperature of 230°C and a semiconductor chip surface temperature of 200°C.

Thus, in this embodiment a desired bonding strength is obtained even in the case where the bonding temperature is not higher than 200°C. That is, the formation of  $Au_4Al$  is suppressed, corrosion resistance is improved, and it is possible to prevent the breaking of wire caused by corrosion of  $Au_5Al_2$ .

In this embodiment the shape of the electrode pad is not limited to the one described in the first embodiment.

Moreover, this embodiment is applicable more effectively to

the case where such fine, narrow pitch electrode pads as in the first embodiment are used and the bonding temperature (surface temperature of the semiconductor chip) is not higher than 200°C.

Under the condition that the electrode pad thickness is not smaller than 1000 nm or not larger than 400 nm, it will be fairly difficult to ensure a desired bonding strength. In such a case, the application of this embodiment is more effective.

It is preferable that the gold wires used in the second to fourth embodiments each have a Pd concentration of about the same as in the first embodiment.

Although in the above embodiments a detailed description has been given about the case where a glass fabric-based epoxy resin is used as the wiring substrate, the present invention is applicable also to the case where there is used a high modulus resin substrate comprising glass fibers impregnated with a polyimide resin or the case where a tape (film) substrate containing a polyimide resin is used.

Although the present invention has been described concretely by way of embodiments thereof, it goes without saying that the present invention is not limited to the above embodiments, but that various changes may be made within the scope not departing from the gist of the

invention.

The conditions described in the above embodiments may be suitably combined insofar as the combinations are not contradictory to the gist of the invention.

The following is a brief description of effects obtained by typical modes of the present invention as disclosed herein.

By incorporating Pd in electrically conductive wires containing gold (Au) as a main component which wires are for connection between first electrode pads as exposed areas of a metallic film containing Al as a main component and formed on a main surface of a semiconductor chip and second electrode pads formed on a wiring substrate, a desired bonding strength between the first electrode pads and the electrically conductive wires can be ensured even in the case where the distance between central positions of adjacent first electrode pads is shorter than 65 µm and the diameter of a maximum external form of a ball portion of each wire is smaller than  $55 \mu m$  or the diameter of a wire portion of each wire is not larger than 25 µm. Also in the case where the thickness of the metallic film is not smaller than 1000 nm or not larger than 400 nm, it is possible to ensure a desired bonding strength. Likewise, even when the bonding temperature is not higher than 200°C, it is possible to ensure a desired strength. That is, the

formation of  $Au_4Al$  is suppressed, corrosion resistance is improved, and it is possible to prevent breaking of wire caused by corrosion of  $Au_5Al_2$ .

Further, it is possible to improve the reliability and manufacturing yield of the semiconductor device.